Example files provided on this site are intended for educational and
research purposes only and are provided with no warranty. All examples on this ready-to-run page and related documentation are subject to the terms of the
Impulse Redistributable IP License Agreement. If you would like a copy of the License agreement prior to downloading these samples, please contact
sales@ImpulseAccelerated.com.
Please contact us for additional details, at (425) 605-9543 extension 101.
Ready-to-run examples for specific FPGA platforms
Please contact us for additional details, at (425) 605-9543 extension 101.
Ready-to-run examples for specific FPGA platforms
| Platform/Example | Description |
| Altera Cyclone III NIOS Eval Kit | |
|
ComplexFIR_NIOS.pdf ComplexFIR_NIOS.zip |
Complex FIR filter example for Altera NIOS
with Avalon, using Cyclone III Evaluation Kit. |
| Avnet Virtex-5 FXT Evaluation Kit | |
|
AvnetV5FX_ComplexFIR_MB.pdf AvnetV5FX_ComplexFIR_MB.zip |
Complex FIR filter example for MicroBlaze
with FSL, using Avnet Virtex-5 FXT Evaluation Kit. (Avnet part
number AES-V5FXT-EVL30-G.) |
|
AvnetV5FX_ComplexFIR_PPC.pdf AvnetV5FX_ComplexFIR_PPC.zip |
Complex FIR filter example for PowerPC440 with APU, using Avnet Virtex-5 FXT Evaluation
Kit. |
| DRC DR1000 | |
|
EuropeanOptions_DRC.pdf EuropeanOptions_DRC.zip |
Financial analytics demonstration. Simulates future value of a European
option using a Monte Carlo method. |
| Pico Computing E-16 | |
|
ImageFilter_Pico_E16.pdf ImageFilter_Pico_E16.zip |
Demonstrates accelerated image filtering, using webcam and ExpressCard interface. |
| Xilinx ML401 | |
|
ComplexFIR_ML401.pdf ComplexFIR_ML401.zip |
Complex FIR filter example for MicroBlaze, using ML401 (Virtex-4 LX) board. |
| Xilinx ML403 | |
|
ComplexFIR_ML403.pdf ComplexFIR_ML403.zip |
Complex FIR filter example for MicroBlaze, using ML403 (Virtex-4 FX) board. |
|
MPEG_ML403.pdf MPEG_ML403.zip |
MPEG2 example for ML403 (Virtex-4 FX12 FPGA) demonstrating accelerated DCT and color conversion. |
|
Mandelbrot_ML403.pdf Mandelbrot_ML403.zip |
Mandelbrot fractal image generation example for ML403 board, demonstrating
accelerated fixed-point math. Draws pretty pictures on an external TFT display. |
| Xilinx ML410 | |
|
MPEG_ML410.pdf MPEG_ML410.zip |
MPEG decoding and filtering, dual PowerPC demonstration including web server, as
seen at Embedded World 2008. |
| Xilinx ML501 | |
|
ComplexFIR_ML501.pdf ComplexFIR_ML501.zip |
Complex FIR filter example for
MicroBlaze, using ML501 (Virtex-5 LX) board. |
| Xilinx ML507 | |
|
Impulse_EDK_Tutorials.pdf ComplexFIR_PPC_ML507.zip |
ComplexFIR example for PowerPC 440, using ML507 (Virtex-5 FXT) development board.
|
|
MPEG2_ML507.pdf MPEG2_ML507.zip |
MPEG decoding example for PowerPC 440, using ML507 (Virtex-5 FXT) development board.
|
|
XOSL_ML507_Tutorial.pdf XOSL_ML507_Tutorial.zip |
Complex FIR filter example for PowerPC 440, using ML507 (Virtex-5 FXT) with Xilinx XOSL Linux distribution.
|
| Xilinx Spartan3E1600 | |
|
ComplexFIR_Spartan3E1600E.pdf ComplexFIR_Spartan3E1600E.zip |
Complex FIR filter example for
MicroBlaze, using Xilinx Spartan 3E1600 MicroBlaze development
board.
|
| Xilinx Spartan3A1800 DSP | |
|
Spartan3A_ComplexFIR.pdf Spartan3A_ComplexFIR.zip |
Complex FIR filter example for
MicroBlaze, using Xilinx Spartan 3A1800 DSP development board.
|
| Xilinx Spartan3A1800 DSP with BlueCat Linux | |
|
APP111_BLUECAT_MBLAZE.pdf Xilinx_Spartan3A_DSP1800_BlueCatLinux.zip |
Complex FIR filter example for MicroBlaze, using Xilinx
Spartan 3A1800 DSP development board and embedded BlueCat Linux from Lynuxworks, Inc.
|
| Xilinx XtremeDSP Video Starter Kit - Spartan Edition | |
|
SpartanDVI_Filter.pdf SpartanDVI_Filter.zip |
DVI filtering example for Video Starter Kit, using Xilinx
Spartan 3A XtremeDSP development board. (EDK Version 10.1) |
|
Impulse_VSK_Workshop.zip |
"Fish Finder (Nemo) workshop files for Video Starter Kit, using Xilinx
Spartan 3A XtremeDSP board. (EDK Version 11.2) |
| XtremeData XD1000 | |
|
DGEMM_XD1000.pdf DGEMM_XD1000.zip |
Double-precision floating-point matrix multiply example demonstrating memory interfaces
and loop optimizations on the XD1000 platform.
|
